Flash memory address decoder with novel latch
A Standard patent application filed on 05 May 1997 credited to Lee, Peter W ; Hsu, Fu-Chang ; Tsao, Hsing-Ya

Details

Application number :

28251  

Application type :

Standard  

Application status :

LAPSED  

Under opposition :

No  

Proceeding type :

 

Invention title :

Flash memory address decoder with novel latch  

Inventor :

Lee, Peter W ; Hsu, Fu-Chang ; Tsao, Hsing-Ya  

Agent name :

 

Address for service :

 

Filing date :

05 May 1997  

Associated companies :

 

Applicant name :

Aplus Flash Technology, Inc.  

Applicant address :

 

Old name :

 

Original Source :

Go  

Related Patents

• Flash memory address decoder with novel latch structure

Same Inventor

• Flash memory address decoder with novel latch structure
• Positive/negative high voltage charge pump system
• Precise medium voltage, high current charge pump system
• Node-precise voltage regulation for a mos memory system
• Multiple level flash memory