System for calibrating timing of an integrated circuit wafer tester
A Standard patent application filed on 28 March 2001 credited to Miller, Charles A.

Details

Application number :

2001249575  

Application type :

Standard  

Application status :

LAPSED  

Under opposition :

No  

Proceeding type :

 

Invention title :

System for calibrating timing of an integrated circuit wafer tester  

Inventor :

Miller, Charles A.  

Agent name :

 

Address for service :

 

Filing date :

28 March 2001  

Associated companies :

 

Applicant name :

FormFactor, Inc.  

Applicant address :

 

Old name :

 

Original Source :

Go  

Same Inventor

• Integrated circuit interconnect system
• High bandwidth passive integrated circuit tester probe card assembly
• Filter structures for integrated circuit interfaces
• Filter structures for integrated circuit interfaces
• Electromagnetically coupled interconnect system architecture