Floor plan for scalable multiple level interconnect architec ture
A Standard patent application filed on 30 April 1996 credited to Pani, Peter M. ; Ting, Benjamin S

Details

Application number :

58515  

Application type :

Standard  

Application status :

LAPSED  

Under opposition :

No  

Proceeding type :

 

Invention title :

Floor plan for scalable multiple level interconnect architec ture  

Inventor :

Pani, Peter M. ; Ting, Benjamin S  

Agent name :

 

Address for service :

 

Filing date :

30 April 1996  

Associated companies :

 

Applicant name :

BTR, Inc.  

Applicant address :

 

Old name :

 

Original Source :

Go  

Same Inventor

• Scalable multiple level interconnect architecture
• Method and apparatus for universal program controlled bus architecture
• Programmable non-volatile bidirectional switch for programmable logic