Phase locked loop error suppression circuit and method
A Standard patent application filed on 14 October 1994 credited to Gillig, Steven Frederick ; Kosiec, Jeannie Han

Details

Application number :

10398  

Application type :

Standard  

Application status :

LAPSED  

Under opposition :

No  

Proceeding type :

 

Invention title :

Phase locked loop error suppression circuit and method  

Inventor :

Gillig, Steven Frederick ; Kosiec, Jeannie Han  

Agent name :

 

Address for service :

 

Filing date :

14 October 1994  

Associated companies :

 

Applicant name :

Motorola, Inc.  

Applicant address :

 

Old name :

 

Original Source :

Go  

Same Inventor

• Circuit and method for generating a delayed output signal
• Phase lock loop synchronization circuit and method
• Apparatus and method for enabling elements of a phase locked loop
• Apparatus and method for controlling the loop bandwidth of a phase...