Phase-locked clock regeneration circuit for digital transmission systems
A Standard patent application filed on 08 July 1986 credited to Yoshida, Yasuharu

Details

Application number :

59845  

Application type :

Standard  

Application status :

EXPIRED  

Under opposition :

No  

Proceeding type :

 

Invention title :

Phase-locked clock regeneration circuit for digital transmission systems  

Inventor :

Yoshida, Yasuharu  

Agent name :

SPRUSON & FERGUSON  

Address for service :

GPO Box 3898 SYDNEY NSW 2001  

Filing date :

08 July 1986  

Associated companies :

 

Applicant name :

NEC Corporation  

Applicant address :

33-1, Shiba 5-chome, Minato-Ku, Tokyo, Japan  

Old name :

 

Original Source :

Go  

Same Inventor

• TIMING SYNCHRONIZING CIRCUIT
• QAM DEMODULATOR
• DEMODULATION CONTROL
• DEMODULATOR FOR MULTILEVEL AMPLITUDE MODULATION SYSTEM
• D/A converter capable of producing an analog signal having levels...