Toggle navigation
PATENT LOOKUP
Home
About
Search Tips
Search
A Low Power Chip Architecture
A Standard patent application filed on 29 June 2004 credited to Partis, Ashley ; Parameswaran, Sridevan ; Peddersen, Jorgen
Details
Application number :
2004202916
Application type :
Standard
Application status :
SEALED
Under opposition :
No
Proceeding type :
Invention title :
A Low Power Chip Architecture
Inventor :
Partis, Ashley ; Parameswaran, Sridevan ; Peddersen, Jorgen
Agent name :
Spruson & Ferguson
Address for service :
Level 35 St Martins Tower 31 Market Street Sydney NSW 2000 Australia
Filing date :
29 June 2004
Associated companies :
Applicant name :
Canon Kabushiki Kaisha
Applicant address :
30-2, Shimomaruko 3-chome Ohta-ku Tokyo 146 Japan
Old name :
Original Source :
Go
Related Patents
A Low Power Chip Architecture
Same Inventor
A Low Power Chip Architecture
A Modular Approach to the TCP/IPv6 Hardware Implementation
PATENT LOOKUP
Home
Browse
About
Search Tips