Low lock time delay locked loops using time cycle supppressor
A Standard patent application filed on 09 December 2003 credited to Easwaran, Sri Navaneethakrishnan

Details

Application number :

2003302953  

Application type :

Standard  

Application status :

LAPSED  

Under opposition :

No  

Proceeding type :

 

Invention title :

Low lock time delay locked loops using time cycle supppressor  

Inventor :

Easwaran, Sri Navaneethakrishnan  

Agent name :

 

Address for service :

 

Filing date :

09 December 2003  

Associated companies :

 

Applicant name :

KONINKLIJKE PHILIPS ELECTRONICS N.V.  

Applicant address :

Groenewoudseweg 1, NL-5621 BA Eindhoven  

Old name :

 

Original Source :

Go  

Same Inventor

• Coarse delay tuner circuits with edge suppressors in delay locked...