Clock signal generating circuit
A Standard patent application filed on 04 April 2003 credited to Papaefthymiou, Marios C. ; Ziesler, Conrad H.

Details

Application number :

2003221819  

Application type :

Standard  

Application status :

LAPSED  

Under opposition :

No  

Proceeding type :

 

Invention title :

Clock signal generating circuit  

Inventor :

Papaefthymiou, Marios C. ; Ziesler, Conrad H.  

Agent name :

 

Address for service :

 

Filing date :

04 April 2003  

Associated companies :

 

Applicant name :

THE REGENTS OF THE UNIVERSITY OF MICHIGAN  

Applicant address :

Wolverine Tower, Room 2071, 3003 S. State Street, Ann Arbor, MI 48109  

Old name :

 

Original Source :

Go  

Related Patents

• Dual clock signal generating circuit
• Method and circuit for generating dependent clock signals
• Circuit and method for generating a varying frequency clock signal
• A method and a circuit for generating a system clock signal
• A method and a circuit for generating a system clock signal

Same Inventor

• Low-power cmos flip-flop