Parallel and point-to-point data bus architecture
A Standard patent application filed on 07 February 2002 credited to Gilbert, Barry K. ; Zabinski, Patrick Joseph ; Degerstrom, Michael John

Details

Application number :

2002245404  

Application type :

Standard  

Application status :

LAPSED  

Under opposition :

No  

Proceeding type :

 

Invention title :

Parallel and point-to-point data bus architecture  

Inventor :

Gilbert, Barry K. ; Zabinski, Patrick Joseph ; Degerstrom, Michael John  

Agent name :

 

Address for service :

 

Filing date :

07 February 2002  

Associated companies :

 

Applicant name :

MAYO FOUNDATION FOR MEDICAL EDUCATION AND RESEARCH  

Applicant address :

200 First Street S.W., Rochester, MN 55905  

Old name :

 

Original Source :

Go  

Same Inventor

• Data bit-to-clock alignment circuit with first bit capture capability