Method and apparatus for high speed data capture using bit-to-bit timing correction, and memory device using same
A Standard patent application filed on 24 November 1999 credited to Keeth, Brent

Details

Application number :

19212  

Application type :

Standard  

Application status :

LAPSED  

Under opposition :

No  

Proceeding type :

 

Invention title :

Method and apparatus for high speed data capture using bit-to-bit timing correction, and memory device using same  

Inventor :

Keeth, Brent  

Agent name :

 

Address for service :

 

Filing date :

24 November 1999  

Associated companies :

 

Applicant name :

Micron Technology, Inc.  

Applicant address :

 

Old name :

 

Original Source :

Go  

Same Inventor

• Semiconductor memory having segmented row repair
• Methods and apparatus for adaptively adjusting a data receiver
• Reduced area sense amplifier isolation layout in a dynamic ram...
• Digit line architecture for dynamic memory
• High speed input buffer